


Enabling Technologies for Reconfigurable Computing
November 21, 2001, Tampere, Finland

Reiner Hartenstein
University of Kaiserslautern

Enabling Technologies for Reconfigurable Computing

Wednesday, November 21, 8.30 - 17.30 hrs.



proposed scope of the course

proposed Scope :

- Data Sequencer Methodology
- Data-procedural Languages (Duality w. v. N.)
- ... supporting memory bandwidth optimization
- Soft Data Path Synthesis Algorithms
- Parallelizing Loop Transformation Methods
- Compilers supporting Soft Machines
- SW / CW Partitioning Co-Compilers
- cellular machines (Hirschbiel) - PISA
- FPGAs: recent developments

© 2001, reiner@hartenstein.de

2

<http://www.fpl.uni-kl.de>



proposed Scope :
• Data Sequencer Methodology
• Data-procedural Languages (Duality w. v. N.)
• supporting memory bandwidth optimization
• Soft Data Path Synthesis Algorithms
• Parallelizing Loop Transformation Methods
• Compilers supporting Soft Machines
• SW / CW Partitioning Co-Compilers
• cellular machines (Hirschbiel) - PISA
• FPGAs: recent developments

Course : proposed Schedule

time	slot
08.30 - 10.00	Reconfigurable Computing (RC)
10.00 - 10.30	coffee break
10.30 - 12.00	Compilation Techniques for RC
12.00 - 14.00	lunch break
14.00 - 15.30	Resources for Stream-based RC
15.30 - 16.00	coffee break
16.00 - 17.30	FPGAs: recent developments

© 2001, reiner@hartenstein.de

3

<http://www.fpl.uni-kl.de>



>> proposed Course Outline



<http://www.uni-kl.de>

- Reconfigurable Computing (RC)
- Compilation Techniques for RC
- Resources for Stream-based RC
- FPGAs: recent developments

© 2001, reiner@hartenstein.de

4

<http://www.fpl.uni-kl.de>