

Novel High Performance Machine Paradigms and Fast-Turnaround ASIC Design Methods: a Consequence of, and, a Challenge to, Field-programmable Logic

A. Ast, R. Hartenstein, R. Kress, H. Reinig, K. Schmidt

Department of Computer Science, University of Kaiserslautern, W-6750 Kaiserslautern, Germany

Abstract. New high performance computational paradigms have been introduced, such as Xputers. Xputers have a reconfigurable ALU using FPGA-like technology. This results in an efficient novel machine paradigm, competitive to many ASIC solutions. It permits systematic derivation of machine code from high level algorithm specs or programs. After testing and debugging real gate array specs may be derived by retargeting. This is a shortcut on the way from algorithm to silicon: less effort and shorter time to market. Compared to conventional ASIC design this means: a) real execution instead of simulation, b) higher source language level and thus more concise specification.

1 Introduction

An increasing number of researchers uses field-programmable logic for more sophisticated concepts, than just ASIC prototyping: ASIC emulation [1, 2], simulation acceleration [3], customized (von Neumann) computers [4], a universal smart memory methodology [5]. This paper deals with FPL-based implementation concepts for Xputers. The Xputer paradigm is a high performance alternative to the von Neumann machine paradigm. All this work indicates an emerging completely new branch of computing science, where fundamental procedural models of universal computational paradigms are no more based on sequential program code, being scanned from a memory, but on structural programming [6].

Xputers have a reconfigurable ALU (called rALU), based on FPGA-like technology. Fig. 1 shows the basic structure of the rALU for the MoM-4 Xputer architecture [7]. This rALU includes a number of high performance operator resources (fig. 1: h-functors, where h stands for hardwired, such as ALUs, Multipliers etc.), a field-programmable logic part for residual control [8] and customized operators (f-functors, where f stands for field-programmable), as well as four scan caches (scan windows to scan primary memory space: size and dimension are adjustable at run time [9], currently up to 5 by 5 words, or 2 dimensions, respectively).




Fig. 1. rALU of the MoM-4

2 Reconfigurable Super ALU (rALU) for Acceleration

Such a rALU supports the configuration of one or more powerful compound operators, which provide some intra-ALU parallelism (fig. 4 a) reducing the need to store and load intermediate values. A global interconnect-programmable part (see fig. 1) gives the flexibility needed to connect problem-oriented compound operators to the scan caches. In contrast to microprogrammable (e. g. von Neumann) ALUs, such compound operators are set up at loading time to avoid massive multiplexing overhead, addressing overhead, and control overhead [7, 9, 10]. The basic ideas for using such rALUs efficiently have been published elsewhere (such as: execution mechanisms [10], data-procedural programming languages and programming techniques [11, 12], compilation techniques [13], acceleration of applications in areas, such as image pre-processing [14], computer graphics [15], pattern recognition [16], digital signal processing [17], neural network emulation [18], VLSI design automation [19], and other areas [20]).

3 New Machine Paradigms Required for Structural Programming

The consequence of this is, that an Xputer does not have a hardwired instruction set, and, that an essential part of the machine code is combinational (fig. 2). That's why the rALU does not support any instruction sequencing (such as known from the von Neumann machine paradigm), so that another sequencing method is needed. That's why for Xputers data sequencing is used with a data counter (see fig. 2) - instead of the program counter known from von Neumann. Thus this creates the need for a fundamentally new basic computational model, i. e. for a completely new branch of computer science (see introduction). Figures 3 a and b illustrate the fundamental difference of




Fig. 2. Xputer Data Counter

the driving force: xputers are driven by data address sequences such, that control is a secondary level action to be evoked only upon request (fig. 3 b), in contrast to the (von Neumann) computer, driven by control flow (fig. 3 a), such, that data accesses are secondary actions, called by control flow. Sequencing within Xputers we call data sequencing (to distinguish this from the principles of so-called data flow machines, which in fact are driven by arbitration, or, by firing). The data-procedural implementation of an algorithm on an Xputer we sometimes call a data schedule for clear distinction from the familiar control-procedural von-Neumann-based implementations called programs.




Fig. 3. Xputers vs. von-Neumann

4 The New Paradigm is much more Efficient

The data-procedural paradigm of Xputers efficiently supports much more efficient compilation techniques, than possible for (von Neumann) computers. The derivation of data sequences by data dependency analysis from high level algorithm specifications is more direct than generating control-driven conventional machine code. The machine code obtained by the new method is shorter and much less overhead-prone than von Neumann type machine code for a number of reasons explained elsewhere [19, 20]. That's why by this method highly efficient implementations can be achieved on a simple and cheap hardware. Often such solutions are competitive to ASIC solutions, although being based on a sequential paradigm. Acceleration factors (benchmark comparisons) by mostly two and up to three orders of magnitude have been obtained

experimentally for several example algorithm implementations on a monoprocessor MoM Xputer [22] (compared to technologically comparable von Neumann processors). These experiences indicate the feasibility of the following Xputer application scenarios: Xputers as universal accelerator co-processors on extension boards within workstations, and, the Xputer paradigm as basis of a more efficient new ASIC design method.




Fig. 4. Fine-Grain Parallelism Within the rALU

5 A Fast Turn-Around ASIC Design Method

This new ASIC design method is summarized by fig. 5, which is derived from an experimental environment having been implemented at Kaiserslautern [11]. An optimizer (a kind of program generator) accepts a high level specification and generates a program expressed in a high level programming language, from which the compiler generates "machine code" for a programmable version of an Xputer. Debugging turn-around is very fast, since real execution is used (instead of the highly inefficient simulation needed in other design environments). As soon as debugging is completed, a retargeting software will convert the machine code into a real (non-field-programmable) gate array design. Thus by retargeting a hard-coded hardwired version of the Xputer application is created. The compilation technique thus obtained is more than just silicon compilation. It starts with a more concise problem description input at a higher source language level, and, it generates target hardware, programs, and machine code at the same time, whereas silicon compilers only generate the target hardware. This new technique is also a new direction in high level synthesis.

6 The Super rALU is the Challenge

The extraordinarily good efficiency of the new paradigm and the surprisingly good performance figures obtained with it are highly promising. A challenge, however, because being a critical issue is the underlying field-programmable hardware technology. Especially the use of more than one scan cache [19] (fig. 3 c) in algorithms like FFT [10] creates a kind of parallelism (compare fig 4 b), where several register files communicate with each other through a common compound operator (on a kind of super rALU). For such an approach field-programmable circuits currently available commercially tend to yield extremely area-inefficient solutions. They mainly support glue logic solutions. That's why we need completely new approaches to the micro-




Fig. 5. New ASIC Design Method

architecture of field-programmable circuits. We need several different new micro-architectures of interconnect-reprogrammable ALUs, specialized for several application areas (digital signal processing, image processing, mathematics, high performance number crunching etc.). For some applications single-chip rALU solutions are feasible, such as e. g. for pattern matching [9, 14], where we designed our own field-programmable circuit (DPLA = Dynamically Programmable Logic Array, see fig. 6), since those available commercially did not meet our requirements. But for a high performance universal super rALU currently a MCM implementation would be needed.




Fig. 6. A DPLA IC on the MoM rALU Board

References

1. P. A. Kaufmann: Wanted: Tools for Validation, Iteration; Computer Design, December 1989
2. M. D'Amour, et al.: ASIC Emulation cuts Design Risk; High Performance Systems, October 1989
3. L. Lindh, K. D. Müller-Glaser, H. Rauch: A Real Time Kernel - Rapid Prototyping With VHDL and FPGAs; (submitted for this workshop)
4. I. Buchanan, T. A. Kean: The Use of FPGAs in a Novel Computing Subsystem; Proc. 1st Int'l ACM/SIGDA Workshop on Field-programmable Logic, Berkeley, CA, 1992
5. P. Bertin, D. Roncin, J. Vuillemin: Introduction to Programmable Active Memories; Proc. 3rd Int'l Conf. on Systolic Arrays, Kilarney, Ireland, May 1989.
6. J. P. Gray, T. A. Kean: Configurable Hardware: A New Paradigm for Computation; in: (ed.) C. L. Seitz: Advanced Research in VLSI; MIT Press, 1989
7. R.W. Hartenstein, A.G. Hirschbiel, M.Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware; CONPAR '90 - VAPP IV, Zürich, Schweiz, Sept. 1990.
8. R. W. Hartenstein, A. G. Hirschbiel, M. Riedmüller, K. Schmidt, M. Weber: A High Performance Machine Paradigm Based on Auto-Sequencing Data Memory; HICSS-24 Hawaii International Conference on System Sciences, Poipu, Koloa, Hawaii, USA, January 1991
9. R. W. Hartenstein, A. G. Hirschbiel, M. Weber: MoM - Map Oriented Machine; in: Ambler et al.: (Preprints Int'l Workshop on) Hardware Accelerators, Oxford 1987, Adam Hilger, Bristol 1988
10. R. Hartenstein, A.G. Hirschbiel, M.Weber: The Machine Paradigm of Xputers and its Application to Digital Signal Processing Acceleration; 1990 Int'l Conf. on Parallel Processing, St. Charles, Ill, USA, Aug 1990.
11. M. Weber: An Application Development Method for Xputers; Ph. D. dissertation, Fachbereich für Informatik, Universität Kaiserslautern, December 1990
12. A. G. Hirschbiel: A Novel Processor Architecture based on Auto Data Sequencing and Low Level Parallelism; Ph. D. dissertation, Fachbereich für Informatik, Universität Kaiserslautern, 1991
13. R. W. Hartenstein, K. Schmidt, H. Reinig, M. Weber: A Novel Compilation Technique for a Machine Paradigm Based on Field-Programmable Logic; in Will Moore, Wayne Luk (ed.): FPGAs; Abingdon EE&CS Books, Abingdon, 1991; revised reprint from: Proc. Int'l Workshop on Field Programmable Logic and Applications, Oxford, UK 1991
14. R. W. Hartenstein, A. G. Hirschbiel, M. Weber: MoM - Map Oriented Machine, in: Chiricozzi, D'Amico: Parallel Processing and Applications, North Holland, Amsterdam / New York 1988.
15. R. Hartenstein, A. Hirschbiel, K. Lemmert, M. Riedmüller, K. Schmidt, M. Weber: Xputer Use in Image Processing and Digital Signal Processing; SPIE (Soc. of Photo-optical Instrumentation Engineers) Conf. on Visual Communication and Image Processing, Lausanne, Switzerland, 1990

16. R.W. Hartenstein, A.G. Hirschbiel, M. Riedmüller, K. Schmidt, M.Weber: Automatic Synthesis of Cheap Hardware Accelerators for Signal Processing and Image Preprocessing; 12. DAGM-Symposium Mustererkennung, Oberkochen-Aalen, September 1990.
17. R.W. Hartenstein, A.G. Hirschbiel, M.Weber: The Machine Paradigm of Xputers and its Application to Digital Signal Processing Acceleration; in: Depretre (ed.): Algorithms and Parallel Architecture; North Holland, Amsterdam, 1991
18. R.W. Hartenstein, A.G. Hirschbiel, M.Weber: Using Xputers as Universal Accelerators for Neuro Network Simulation and its Applications; Int'l Neural Network Conference, INNC 90, Paris, France, July 1990.
19. R. Hartenstein, A. Hirschbiel, H. Riedmüller, K. Schmidt, M. Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware; Info-Japan (International Conference on Information Technology), Tokyo, Japan, Oct. 1990
20. R. W. Hartenstein, H. Reinig, M. Riedmüller, K. Schmidt: A Novel Computational Paradigm: Much More Efficient Than Von Neumann Principles; 13th IMACS World Congress, Dublin Ireland, July 1991
21. R.W. Hartenstein, A.G. Hirschbiel, M.Weber: Xputers - An Open Family of Non von Neumann Architectures; Proc. of 11th ITG/GI-Conference: Architektur von Rechensystemen, München, März 1990, VDE-Verlag, Berlin, 1990.
22. R. Hartenstein, A. Hirschbiel, M. Weber: MoM - a partly Custom-Designed Architecture compared to Standard Hardware; Proc. IEEE Comp Euro '89, Hamburg, FRG, IEEE Press, Washington, DC, 1989
23. R. W. Hartenstein, A. G. Hirschbiel, M. Riedmüller, K. Schmidt, M. Weber: A Novel ASIC Design Approach Based on a New Machine Paradigm; IEEE Journal of Solid-State Circuits, Vol. 26, No. 7, pp. 975-989, July 1991; revised reprint from: Proc. ESSCIRC - European Solid-State Circuits Conference '90, Grenoble, Frankreich, September 1990
24. A. Ast, et al.: Using Xputers as Inexpensive Universal Accelerators in Digital Signal Processing; BILCON Int'l Conf. on New Trends in Signal Processing, Communication and Control, Ankara, Turkey, July 1990, North Holland, Amsterdam 1990

Herbert Grünbacher, Reiner W. Hartenstein (Eds.):

Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, Second Internatioanl Workshop on Field-Programmable Logic and Applications; Vienna, Austria, August 31 – September 2, 1992

Lecture Notes in Computer Science 705, Springer-Verlag, 1993, Berlin / Heidelberg / New York / London / Paris / Tokyo / Hong Kong / Barcelona / Budapest