

# CUSTOM COMPUTING


- An Overview -

Reiner W. Hartenstein

University of Kaiserslautern

Erwin-Schrödinger-Straße, D-67663 Kaiserslautern, Germany

- Overview on Research Scenes
- Field-Programmable Gate Arrays
- Custom Computing Machines
- Examples
- Conclusions




ASIP: Application Specific Instruction Set Processor  
 ASAP: Application Specific Array Processor  
 CCM: Custom Computing Machines

Microprocessor

ASIPs

CCMs

ASAPs




TARGET: general purpose computing  
 APPROACH: bottom-up

embedded controller  
 top-down

general purpose  
 bottom-up

special purpose  
 top-down


already available HW     planned



- o **Annapolis Micro Systems, Inc.**
  - Â WILDFIRE Custom Configurable Computer (based on Splash 2)
- o **Giga Operations Corp.**
  - Â Spectrum video computing engine
  - Â G800 VESA VL-bus PC board
- o **Metalithic Systems Inc.**
  - Â ACE-12 Reconfigurable Compute Engine
- o **Virtual Computer Corp.**
  - Â P-Series Virtual Computer
  - Â EVC-1 transformable computer

# Xputer Lab Uni Kaiserslautern

Time Scale and Size




Reiner Hartenstein, DMM'95, September 1995


# Xputer Lab Uni Kaiserslautern

Memory Access


shared




remote



shared & local




local




Reiner Hartenstein, DMM'95, September 1995

# Xputer Lab Uni Kaiserslautern

## Time Scale and Size



<b>shared</b>				<b>remote</b>	
MoM-2	ArMen	DSP-56X		SPACE	CM-2X
				PRISM	
				Chameleon	
<b>shared and local</b>			PAR-1	PeRLe	
SPLASH (Wildfire)			TM-1	DTM-1	
G-800 & Spectrum			DFFC	MoM-3	
SPARXIL	CHAMP	CHS 2x4	FMC		
Virtual Computer	Rasa	Spyder	RIPP-10		
<b>local</b>					
Anyboard		Marc-1			
nP		X-12			
EVC		TbC-Pamette			
MORRPH		Enable++			



fixed	TOPOLOGY				configurable	
Flexible Processor	Anyboard	Chameleon	CM-2X	ACME	CHAMP	Enable++
HARP1	ArMen	CHS 2x4	G-800	BORG	CHAMP2	PAR-1
nP	FMC	DTM-1	MoM-3	BORG II	Marc-1	Rasa
PRISM	RENNIS	GANGLION	MORRPH		RIPP-10	TM-1
PRISM-II	SPLASH	MoM-2	Spectrum		SPLASH2	Virtual Computer
SPARXIL	Stack	PeRLe-0			Wildfire	
Spyder	X-12	PeRLe-1				
Spyder2	Zelig	SPACE				
		TbC-Pamette				

schematic entry	module generator	hardware description language	hardware-oriented programming language	programming language
ACME	BORG II	Anyboard	ArMen	Enable++
BORG	CHAMP	DFFC		G-800
CHS 2x4	CHAMP2	EVC	MoM-2	PeRLe-1
Flexible Processor	CM-2X			Rasa
	FMC	MORRPH	SPLASH	SPLASH2
	GANGLION	HARP1	PAR-1	Wildfire
		Marc-1	PeRLe-0	TbC-Pamette
	nP	X-12		Spyder
		RIPP-10		TM-1
	Zelig	SPARXIL		Spyder2
	Virtual Computer			

algorithm	CCM		reference		acceleration factor
	machine	speed	machine	speed	
RSA cryptography	DECPerLe-0	200 kbit/s	AT&TVLSI	19 kbit/s	10
long multiplication	DECPerLe-1	66 Mbit/s	Cray II or Cyber 170/750		16
linear convolution (16-point)	EVC1	5 s	SPARC10	95 s	10
insertion sort, 1677 sequences each containing 39 7-bit numbers	CHS2x4	0.1 s	486 with turbo on	1.2 s	12
full viterbi search	Rasa	853 words/s	DECst. 3100	12.98 w/s	66
template-based ray-casting algorithm	RIPP-10	0.166 s	SPARC10	35.02 w/s	24
JPEG, 704x576 RGB image, 24 bits per pixel	MoM-3	64 ms	486 DX2, 66 MHz	20 s	120
3x3 2d FIR filter, 1280x1024 8-bit	MoM-3	5.8 ms	SPARC10/51	1.51	24
5x5 2d FIR filter, 1280x1024 8-bit	MoM-3	9.6 ms	SPARC10/51	0.71 s	122
7x7 2d FIR filter, 1280x1024 8-bit	MoM-3	15 ms	SPARC10/51	1.87 s	180
Ising 128 lattice, 1000 iterations	MoM-3	3.85 s	SPARC10/51	3.58 s	213
Calorimeter	Enable++ (estimation)	10 µs execution time	modern RISC	1208 s	331
Radiation Tracker TRT	Enable++ (estimation)	9 µs execution time	(PowerPC, Alpha, Sparc10)		430
Silicon Tracker SCT	Enable++ (estimation)	4 µs execution time			180
sequence comparison algorithm	Splash	20 ms	CM-2	4.7 s	600
			Cray 2	6.5 s	235
			Sun 3/140	48 s	325
			SPARC20/40		2400
convolution 3 x 3, on 512 x 512 pixel image	Splash2	13 ms, coeff. are powers of 2 (65 ms, otherwise)	SPARC10/30	1.7 s	131 (26)
			SPARC2	3.0 s	230 (46)
				4.5 s	346 (69)
				51.9 ms	4 (0.8)
DNA sequence comparison	Splash2 (16 modules)	43000 M CLUPS (cells updated per second)	MP-1	32 M	1344
			CM-2	5.9 M	7288
			Sun 10/30GX	1.2 M	35833


Reiner Hartenstein, DMM'95, September 1995

- 13 -

- o IEEE International Workshop on FPGAs for Custom Computing Machines (Napa, April)
- o International Workshop on Field-Programmable Logic
- o ACM/SIGDA International Workshop on Field-Programmable Gate Arrays (Berkeley, February)
- o List of Custom Computing Machines
  - Â S. Guccione, U. of Texas at Austin: guccione@ccwf.cc.utexas.edu
- o Collection of Abstracts on CCM related literature
  - Â M. J. Wirthlin, Brigham Young U.: wirthlin@fpga.cc.byu.edu



algorithm	CCM		reference		acceleration factor
	machine	speed	machine	speed	
RSA cryptography	DECPeRLe-0	200 kbit/s	AT&T VLSI	19 kbit/s	10
long multiplication	DECPeRLe-1	66 Mbit/s	Cray II or Cyber 170/750		16
linear convolution (16-point)	EVC1	5 s	SPARC10 using Matlab	95 s	10
insertion sort, 1677 sequences each containing 39 7-bit numbers	CHS2x4	0.1 s	486 with turbo on	1.2 s	12
full viterbi search	Rasa	853 words/s	DECst. 3100	12.98 w/s	66
			SPARC10	35.02 w/s	24
template-based ray-casting algorithm	RIPP-10	0.166 s	486 DX2, 66 MHz	20 s	120
JPEG, 704x576 RGB image, 24 bits per pixel	MoM-3	64 ms	SPARC10/51	1.51	24
3x3 2d FIR filter, 1280x1024 8-bit	MoM-3	5.8 ms	SPARC10/51	0.71 s	122
5x5 2d FIR filter, 1280x1024 8-bit	MoM-3	9.6 ms	SPARC10/51	1.87 s	180
7x7 2d FIR filter, 1280x1024 8-bit	MoM-3	15 ms	SPARC10/51	3.58 s	213
Ising 128 lattice, 1000 iterations	MoM-3	3.85 s	SPARC10/51	1208 s	331
Calorimeter	Enable++ (estimation)	10 $\mu$ s execution time	modern RISC (PowerPC, Alpha, Sparc10)		430
Radiation Tracker TRT	Enable++ (estimation)	9 $\mu$ s execution time			180
Silicon Tracker SCT	Enable++ (estimation)	4 $\mu$ s execution time			600
sequence comparison algorithm	Splash	20 ms	CM-2	4.7 s	235
			Cray 2	6.5 s	325
			Sun 3/140	48 s	2400
convolution 3 x 3, on 512 x 512 pixel image	Splash2	13 ms, coeff. are powers of 2 (65 ms, otherwise)	SPARC20/40	1.7 s	131 (26)
			SPARC10/30	3.0 s	230 (46)
			SPARC2	4.5 s	346 (69)
			i-860	51.9 ms	4 (0.8)
DNA sequence comparison	Splash2 (16 modules)	43000 M CUPS (cells updated per second)	MP-1	32 M	1344
			CM-2	5.9 M	7288
			Sun 10/30GX	1.2 M	35833



massively parallel universal multi computers or multi processors are an illusion  
 communication process (organized at run time: highly overhead-prone)

parallel data paths:

communication structure (organized at compile time: no run time overhead)

von Neumann: control-driven

stolic (no control): driven by pre-organized data streams (no branching)

„data flow machines“: driven by arbitration (indeterministic)

xputers: driven by data sequencing (deterministic)

## Xputer Lab Uni Kaiserslautern

---

instruction set defined:

$\mu$ P: duality instruction sequencer/ ALU (compact instruction code = bottleneck  
- multiplexer = bottleneck)

ASIP: by synthesis tools

CCM: by duality instruction sequencer/ ALU and (extensions) by synthesis tools

PACCM:

ASAP: by synthesis tools

communication defined:

$\mu$ P: as a process at run time (PaR)

ASIP: as a process at run time (PaR)

CCM: as a process at run time (PaR)

PACCM: as a structure at compile time (SaC)

ASAP: as a structure at synthesis time (SaS)