

## EE201A Presentation

### Memory Addressing Organization for Stream-Based Reconfigurable Computing

Team member:

Chun-Ching Tsan : Smart Address Generator

- a Review

Yung-Szu Tu : TI DSP Architecture and  
Data address

1

*EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing*

## Outline – Smart Address Generator

1. Structured Memory Access (SMA) Machine (1983)
2. Application-specific Address Generator (ASAG) (1989)
3. Address Generation Unit (AGU) (1991)
4. GAG (generic address generator) (1990)
5. GAG of MoM-2 (1991)
6. GAG of MoM-3 (1993~1999)

2


*EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing*

The *GAG* address generator:  
How Ingrid' student explains it

### Structured Memory Access (SMA) Machine (1983)

CPU-Memory Model: a von Neumann machine


- computational processor (CP)
- memory access processor (MAP)



3

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

### MAP Internal Organization




4

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it

**Application-specific Address Generator(ASAG) (1989)**


- The needed address patterns are generated by a dedicated counters or circuit transformations applied to a counter output.



5

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

**A Simple Example for Image Processing**




```

for Y = 0 to 65535 step 4096, (block height = 16 rows)
  for X = 0 to 255 step 16, (block width = 16 columns)
    for i = 1 to 4, (do 4 times)
      for y = 0 to 4095 step 512, (every 2nd line)
        for x = (y / 512) mod 2 to 15 step 2, (every 2nd pixel)
          address = x + y + X + Y,
          next x,
          next y,
          next i,
          next X,
          next Y
  
```

6

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it




EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

- ### Address Generation Unit (AGU) (1991)
- an application specific address generation unit for video signal processor (VSP), a specified DSP
  - implementing a 2-level address generation with window based memory access, without full slider method.
  - 3 AGUs running in parallel calculate the address for external image memory
  - Providing 17 addressing modes:
    - a 2-D raster scan mode
    - a block scan mode for spatial filtering
    - 8 variants of a neighborhood search mode
    - a 2-D indirect access mode for external image memory
    - a FFT mode and an affine transformation mode
- 8

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it



EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing


### GAG (generic address generator) (1990)

#### MoM-1 (Map-oriented Machine 1)


- an image processing machine with 2-D memory organization
- implement a pattern matching approach
- avoiding address calculation overhead and fully parallelized pattern matching by a dynamically reconfigurable PLA (DPLA)
- address generator: move control unit (MCU)
  - an application specific generic address generator
  - configured before execution time
  - needs no memory cycles at run time

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it




EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing




EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it



EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing



EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it

**GAG of MoM-2 (1991)**

- 2 level address generator based on a flexible slider method
- configured by parameters and needs no memory cycles at run time
- Consists:
  1. Jump Generator
  2. Task Manager
  3. Single Step Control Unit(SSCU) - pipeline

15

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

**GAG of MoM-2**






Fig. 1: MoM-3 Scan Pattern Examples: (a) Single Steps, (b) Linear Scans, (c) Video Scans, (d) Zigzag Scan, (e) Spiral Scan, (f) Curve Following (Data Dependent), and (g) Lee Routing (Data Dependent)



16


EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
 How Ingrid' student explains it




### GAG of MoM-3 (1993 ~ 1999)


- with Handle Position Generator (HPG) and Memory Address Generator (MAG)
- similar as MoM-2 but improved with multiple (up to 7) access patterns at the same time



a)



b)




c)

Fig. 4: Storage scheme manipulation by scan pattern transformations (a, b). Scan window access acceleration by partitioning of 2-D memory into memory banks.

17

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

### Mapping Application and Memory Communicatuion



I/O & memory communication architecture    used for data sequencers    used for application    unused    memory port

18

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it

Texas Instruments  
TMS320C54x  
DSP  
Architecture and Data Addressing

Class presentation of EE201A  
May 16, 2003

19

*EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing*

## Agenda

- Architecture
- Block diagram
- Immediate addressing
- Absolute addressing
- Accumulator addressing
- Direct addressing
- Memory-mapped register addressing
- Stack addressing
- Indirect addressing
- Reference


20

*EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing*

The *GAG* address generator:  
How Ingrid' student explains it

## Architecture

- Advanced Harvard architecture
  - Separate data and program memory allows a high degree of parallelism
- CPU can read and write to a single block in the same cycle




21

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

## Block Diagram

- Memory Access
  - 4 internal bus pairs
  - C,D for data read
  - E for data write
  - P for program
- Others
  - 2 40-bit Accum.
  - 40-bit Barrel shifter
  - 40-bit ALU
  - 17x17b multiplier and 40b dedicated adder perform a non pipelined single-cycle MAC



EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it

## Immediate and Accumulator Addressing

- The instruction syntax contains the specific value of the operand
  - LD #80h, A
- Immediate values can be 3,5,8,9, or 16 bits in length

Figure 5–1. RPT Instruction With Short-Immediate Addressing





Figure 5–2. RPT Instruction With 16-Bit-Immediate Addressing



- Accumulator addressing Uses the accumulator as an address
  - READA Smem

23

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

## Absolute addressing

- Addresses are always 16 bits long, addressing types depend on instructions
- Data-memory address (dmad) addressing uses a specific value to specify an address in data space
  - MVKD SAMPLE, \*AR5
- Program-memory address (pmad) addressing uses a specific value to specify an address in data space
  - MVPD TABLE, \*AR7-
- Port address (PA) addressing uses a specific value to specify an external I/O port address
  - PORT FIFO, \*AR5
- \*(lk) addressing uses a specific value to specify an address in data space
  - Instructions with ingle data-memory operand
  - LD \*(BUFFER), A

24

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it

## Direct addressing

- Uses the accumulator as an address
  - READA Smem
- With direct addressing, Instructions contain the lower 7 bits of the data-memory address (dma)
  - Combined with a base address, data-page pointer (DP) or stack pointer (SP) to form a 16-bit data-memory address
  - ADD SAMPLE, B
  - DR-referenced
  - SP-referenced

Legend: EA Effective address  
IR Instruction register

25

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

## Memory-mapped register addressing

- Used to modify the memory-mapped registers without affecting the current data-page pointer (DP) or stack-pointer (SP)
  - Overhead for writing to a register is minimal
  - Works for direct and indirect addressing
  - SCRATCH-PAD ram LOCATED ON DATA PAGE 0 CAN BE MODIFIED
- STM #x, DIRECT
- STM #tbl, AR1

MMRs	0000h
SPRAM	0060h
	007Fh

16-bit memory-mapped register address


26

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it

## Stack addressing


- Used to automatically store the program counter during interrupts and subroutines
- Can be used to store additional items of context or to pass data values
- Uses a 16-bit memory-mapped register, the stack pointer (SP)
- PSHD X2



EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

## Indirect addressing

- 8 auxiliary registers (AR), and 2 auxiliary register arithmetic units (ARAU)



EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it

## Indirect addressing (cont'd)


MOD Field	Operand Syntax	Function	Description <sup>†</sup>
0000 (0)	*ARx	addr = ARx	ARx contains the data-memory address.
0001 (1)	*ARx-	addr = ARx ARx = ARx - 1	After access, the address in ARx is decremented. <sup>†</sup>
0010 (2)	*ARx+	addr = ARx ARx = ARx + 1	After access, the address in ARx is incremented. <sup>†</sup>
0011 (3)	*+ARx	addr = ARx + 1 ARx = ARx + 1	Before its use, the address in ARx is incremented; this new address is used to address the data-memory operand. <sup>†‡</sup>
0100 (4)	*ARx-0B	addr = ARx ARx = B(ARx - AR0)	After access, AR0 is subtracted from ARx with reverse carry (rc) propagation.
0101 (5)	*ARx-0	addr = ARx ARx = ARx - AR0	After access, AR0 is subtracted from ARx.
0110 (6)	*ARx+0	addr = ARx ARx = ARx + AR0	After access, AR0 is added to ARx.
0111 (7)	*ARx+0B	addr = ARx ARx = B(ARx + AR0)	After access, AR0 is added to ARx with reverse carry (rc) propagation.
1000 (8)	*ARx-%	addr = ARx ARx = circ(ARx - 1)	After access, the address in ARx is decremented using circular addressing. <sup>†</sup>
1001 (9)	*ARx-0%	addr = ARx ARx = circ(ARx - AR0)	After access, AR0 is subtracted from ARx using circular addressing.

29

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

## Indirect addressing (cont'd)


- Circular address modifications (MOD=8,9,10,11 or 14) for convolution, correlation, FIR filters, etc.
  - Circular buffer is a sliding window containing the most recent data
- Circular-buffer size register (BK) specifies the size of the circular buffer
  - Circular buffer of size R must start on a N-bit boundary, where  $2^N > R$
  - 32-word circular buffer starts at xxxx xxxx xx00 0000
  - BK=32
  - Index is the N LSBs of ARx
  - Index is incremented or decremented by step



30

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it



EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

### Indirect addressing (cont'd)

- Bit-Reversed Address Modifications (MOD=4 or 7)
  - Enhances execution speed and program memory for FFT algorithms that use a variety of radices
- Assume FFT size is  $2^N$ , then  $\text{AR0} = 2^{N-1}$ 
  - An ARx points to the physical location of a data value

	Bit-Reversed Pattern	Bit-Reversed Step
*AR2+0B ;AR2 = 0110 0000 (0th value)	0000	0
*AR2+0B ;AR2 = 0110 1000 (1st value)	1000	8
*AR2+0B ;AR2 = 0110 0100 (2nd value)	0100	4
*AR2+0B ;AR2 = 0110 1100 (3rd value)	1100	12
*AR2+0B ;AR2 = 0110 0010 (4th value)	0010	2
*AR2+0B ;AR2 = 0110 1010 (5th value)	1010	10
*AR2+0B ;AR2 = 0110 0110 (6th value)	0110	6
*AR2+0B ;AR2 = 0110 1110 (7th value)	1110	14

32

EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing

The GAG address generator:  
How Ingrid' student explains it



## References

- Michael Herz, R. Hartenstein, M. Miranda: Memory Addressing Organization for Stream-Based Reconfigurable Computing; ICECS 2002, pp. 813–817, 2002
- A. Pleszkun, E. Davidson: Structured Memory Access Architecture; Proceedings of IEEE International Conference on Parallel Processing, pp. 461-471, 1983.
- R. Hartenstein, A. Hirschbiel, M. Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware; InfoJapan '90 - International Conference memorating the 30<sup>th</sup> Anniversary of the Computer Society of Japan, Tokyo, Japan, 1990.
- D. Grant, P. Denyer, I. Finlay: Synthesis of Address Generators; Proceedings of IEEE International Conference on Computer-Aided Design (ICCAD), pp 116-119, 1989.
- K. Kitagaki, T. Oto, T. Demura, Y. Araki, T. Takada: A New Address Generation Unit Architecture for Video Signal Processing; Proceedings of SPIE International Conference on Visual Communications and Image Processing'91: Image Processing, Part Two of Two Parts, pp.891-900, Boston, MA, USA, Nov. 11-13, 1991
- Texas Instruments TMS320C54x DSP Reference Set, Volume 1: CPU and Peripherals (SPRU131)
- Texas Instruments TMS320C54x DSP Reference Set, Volume 2: Mnemonic Instruction Set (SPRU172B)

33

*EE201A, Spring 2003, Yung-Szu Tu, Chun-Ching, UCLA - Memory Addressing*